Quantcast
Channel: Cadence Functional Verification Forum
Browsing all 1069 articles
Browse latest View live

Significance of virtual reset and port association with reset

While running Jasper Gold CDC app, the constraint file contains commands to define virtual reset. What is the significance of this virtual reset. Also, we constrain ports with clocks in SDC file but...

View Article


Xcelium PCIONC error on parameterized harness inout

Hello,I am working on parameterized interface signals. In this case, interface signals are connected to the DUT via a bound interface harness. Signals which are not parameterized do not error with...

View Article


DRM job removed. Job 2751721[3] removed by DRM. DRM Job status: TERMINATED...

HiRecently while I'm trying to fire regression for the collection of code coverage but I'm seeing some error saying DRM job removed only for two testcases (on running a standalone test with failing...

View Article

Image may be NSFW.
Clik here to view.

Using vManager to see coverage in the same way ximc does

Hello,I'm trying to use vmanager in order to create a verification plan and then seeing it's coverage from regressions we run.As for now, I use ximc in order to see the coverage. I click on the "Load...

View Article

How to add regression coverage to another in vManager?

Hello,I'm running regressions to collect coverage, and I want to manage it with vManager and a vPlan.Now, I'm running all kinds of tests, and each one fills ups their covergroups.After doing a...

View Article


[Xcelium] How to re-compile the design+testbench from GUI?

Hi All,Is it possible to recompile the design or testbench file from Xcelium GUI? I know in Questa it's possible.I mean should I close the GUI each time when I need to recompile the design or testbench...

View Article

Image may be NSFW.
Clik here to view.

How to avoid the rounded variable in simulation?

HalloI have set a variable for the frequency of a input source, and than give a value in ade assembler.  After the simulatoin, i awared, that the simulator has rounded my value for the variable. My...

View Article

Why does simvision sometimes causes the desktop freezed?

Why does simvision sometimes causes the desktop freezed?Below are some details,1. OS: CentOS 7.92. sivision version: XCELIUM/22.03.004When the simvision causes the desktop freezed, I killed simvision...

View Article


Compile only once. NCVLOG instead of irun/ncverilog

Script Intent : To perform regressionI've written a script which has a list of all the test names. And each name is passed to makefile which invokes irun. Problem with script : instead of compiling...

View Article


Jaspergold 2021 gets stuck after 'analyze command'

I recently find that my Jaspergold 2021 always gets stuck after I run an 'analyze' command and can never proceed. I tried delete and reinstall but it does not work. The license should be good because...

View Article

[Doubt when initializing memory in netlist file]

Hello, I have a problem with my verification process in which I couldn't find a solution to get around my problem.I apologize, but I'm relatively new to this process.In the study project I'm working...

View Article

randomizing real values in vsif

It might be an unconventional approach but I need to pass some user defined arguments that have constrained value to a test and are of type real.In the vsif file for regression I want to randomize...

View Article

Image may be NSFW.
Clik here to view.

These Bad Driving Habits Are Affecting Your Car

We all have habits, the good ones and the bad ones. There are benefits of good habits while bad ones will undoubtedly cause us harm. Similar situations arise when driving a car and there is a good...

View Article


Drift Boss Game

DescriptionTo survive longer than a few seconds in Drift Boss, you'll need some incredible drifting abilities!In this difficult racing game, you'll be tearing through some extremely difficult turns....

View Article

UVM constraint randomization doesn't work

Hi, I wrote verification code (here two classes which extend from uvm_sequence_item and uvm_sequence). The $display in sequence illustrates only "ITEM: 000000000000000000000 or 0000000000000000" for 7...

View Article


Image may be NSFW.
Clik here to view.

Get Premium Oracle 1Z0-908 Questions For Fast Preparation

Many people miss better job opportunities because they fail the MySQL 8.0 Database Administrator exam. So, to become Oracle Certified Professional, you must pass the 1Z0-908 exam. Oracle Database is...

View Article

[Simvision] Getting a signal range

hello sir, i have many signals like S_l1[25920:0]. so i use 'probe -create S_l1 -packed 25920' command.my question is that 'is there any possible way to seperate this signal like S_l1[95:0],...

View Article


Image may be NSFW.
Clik here to view.

ALFRESCO- APSCE Pdf Dumps - High Rated Preparation PDF

Tips To Pass the APSCE Exam With Dumps PDF:In this article, we will give you some tips on how to pass the Alfresco APSCE exam with PDF dumps. The first tip is to make sure that you have the PDF dumps...

View Article

Image may be NSFW.
Clik here to view.

How do I add signal probes to Simvision waveform viewer?

I have some packages that live outside the top level testbench that drive some interfaces. I am trying to figure out how to add these signals into the waveform window. In Simvision, I can see all my...

View Article

Image may be NSFW.
Clik here to view.

Count edges on a signal in Simvision waveform viewer?

We are using Simvision for our waveform viewer, which I think it quite similar to ModelSim. I am trying to count all the edges on a signal between two time cursors. Normally this is very easy, I just...

View Article
Browsing all 1069 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>