Quantcast
Viewing all articles
Browse latest Browse all 1086

interconnect check with PSL

Hi all,

 I want to check interconnectivity among several IP blocks(in VHDL and Verilog) with PSL vunits. However I have a problem in binding. As I understand, i can bind the vunit to only one entity. But for interconnect check, I need port signals from both entities(IPs) so that I can continiously compare them. I can achieve this with SVA using SystemVerilog interfaces, but in PSL I am stuck.

 Thanks for your help in advance,

 BJ

 

 

Image may be NSFW.
Clik here to view.

Viewing all articles
Browse latest Browse all 1086

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>