HI
How do i call/access the parameter which is defined inside a verilog module and then modify the values of the parameter so that the module behaves differently each time I run it.
I am trying to control the parameter of a module through a TCL testcase
Thanks