Hi,
I am modeling PLL in verilogA. It gives an error that there is fatal voltage source/inductor loop. I wonder what this error means? and how it can be fixed?
Thanks,
↧
fatal voltage source/inductor loop
↧