I have a systemverilog testbench that simulates fine in Explorer. It contains a logic variable that indicates pass/fail of the test.
In Verifier, I can import the Maestro view as an implementation, but I can't find how to access the logic variable so that it can be verified against the specification.
How do I do this?