Code coverage for sv verification envrionment

I referred to the link below but it seems it is much a historical solution. Now I am trying on IES 15.023. So is it possible to generate code coverage for sv verification environment with irun?

Thanks.

https://community.cadence.com/cadence_technology_forums/f/functional-verification/9140/generating-code-coverage-for-sv-verification-environment

Image may be NSFW.
Clik here to view.