Quantcast
Channel: Cadence Functional Verification Forum
Viewing all articles
Browse latest Browse all 1069

Optimization in concantination of scalar generation

$
0
0

Is there any performance gain on using the following concatenation:

"

       address_upper_bits : uint (bits : 17);
       address_lower_bits : uint (bits : 47);

       address_upper_bits in [0x0, 0x1FFFF];

       temp_address == read_only(%{address_upper_bits,address_lower_bits}); // Optimization

       address == read_only(temp_address - base_addr_p).as_a(u64_t);
"

Over:

"

(address + read_only(base_addr_p)).as_a(u64_t) not in illegal_range;


"


Viewing all articles
Browse latest Browse all 1069

Trending Articles