Quantcast
Viewing all articles
Browse latest Browse all 1087

Need help in Verilog file creation

I have a file which is extended to .tdf (Text Design File) from altera library.  I want to convert it to traditional verilog code.

Can anyone help in this regard?

thanks,

mahee

Image may be NSFW.
Clik here to view.

Viewing all articles
Browse latest Browse all 1087

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>