Quantcast
Channel: Cadence Functional Verification Forum
Viewing all articles
Browse latest Browse all 1074

Post-layout simulation eval error

$
0
0

Hello All,

I have designed a simple circuit and extracted the DSPF file. Now I am using the DSPF file as input to run po-layout simulation but I am confused for the measurement statements,

in the DSPF file my Instance is 
XXMEM_CELL1|CC0 XMEM_CELL1|CC0:pos XMEM_CELL1|CC0:neg CC0:SUB egncap L=0.25u W=1u nf=1 nrep=1 setres=-2 setind=-2 m=1

so If I want to measure the voltage at Positive terminal of this CC0 How I would write the O/p Statement ?? I tried selecting the net on design but the simulation gives me eval error,

I am using Spectre simulator with Version 14.1.0.576.isr7 64bit -- 28 Apr 2015. 
P.S: this Mem_Cell1 is the instance in my top level and there is no o/p pin to it so I need to divein this Instance to select the Net or Pin from it. I am getting results for the PIN that are available in Top level design. For Schematic simulation I can slecet any net and simulate but for post layout simulation it fails.

Any help or hint on this ?

Thanks


Viewing all articles
Browse latest Browse all 1074

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>