Gate level simulation with netlist and other RTL files

Hi,

In my top level environment there are several modules are instantiated and one of the module is replaced by netlist.

i am facing  *F,INTERR: INTERNAL EXCEPTION.

Netlist should be top file or it can be instantiated inside other module. 

Pls help me.

Thanks

Sidharth