One hot assertion in RTL

Hi,

What is the best way to add one hot assertion on a bus in verilog?

Ex: Wire [9:0] one_hot_wire; Only one of the bit of this wire is supposed to go high in the simulation otherwise it should fail. 

Regards,

Abhishek