Quantcast
Channel: Cadence Functional Verification Forum
Viewing all articles
Browse latest Browse all 1069

UVC Source Synchronous Interface

$
0
0

I am attempting to develop a UVC with a source synchronous interface. I need to be able to control the flow of clock and data to the DUT such that when requested, the clock and data are gated off (essentially, the interface is disabled).

Controlling the flow of data is relatively straight-forward. Where I'm getting wrapped around the axel is with the clock. How can I drive the clock from the driver such that is can gated off/on?


Viewing all articles
Browse latest Browse all 1069

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>