Can we check how much is the functional coverage of RTL design in Cadence -IFV tool by using assertions just like in test bench simulation and how to check the properties written for verification are covering the full design intent.
Thanks in Advance.