Code coverage exclusion case

Code coverage has added an "all-false" bin for Verilog case statements that do not contain a "default" clause.

How to exclude a  default statement in  case statement in  code coverage while we simulate in cadence?