In my SystemVerilog environment, I have an array of a class typefor which I need to customize instantiation parameters for each class in the array. With all classes the same, I can do
my_class #(.PARAM1(32), .PARAM2(8)) classes[8];
However, I can't figure out how to customize the PARAM1 and PARAM2 parameters for each specialization. Is this possible?
Image may be NSFW.Clik here to view.
