Quantcast
Channel: Cadence Functional Verification Forum
Viewing all articles
Browse latest Browse all 1093

I observe following error when running xrun -sv

$
0
0

Design hierarchy summary:
Instances Unique
Modules: 2 2
Verilog packages: 0 1
Registers: 15 15
Scalar wires: 12 -
Always blocks: 2 2
Initial blocks: 4 4
Pseudo assignments: 4 -
Simulation timescale: 100ps
Writing initial simulation snapshot: worklib.tb_light_fsm:sv
Loading snapshot worklib.tb_light_fsm:sv .................... Done
xcelium> source /eda/cadence/2023-24/RHELx86/XCELIUM_23.03.007/tools/xcelium/files/xmsimrc
xcelium> run
xmsim: *F,INTERR: INTERNAL EXCEPTION
Observed simulation time : 0 FS + 0
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
TOOL: xmsim(64) 23.03-s007
HOSTNAME: icdtsmc28nm.ewi.tudelft.nl
OPERATING SYSTEM: Linux 4.18.0-553.22.1.el8_10.x86_64 #1 SMP Wed Sep 25 09:20:43 UTC 2024 x86_64
MESSAGE: T(0): sv_seghandler - trapno -1 addr(0x4aa4ccc)
Stream rts_xfer
-----------------------------------------------------------------
csi-xmsim - CSI: Cadence Support Investigation, sending details to /users/mtarique/28nm/T28HPCP/SV_code/xmsim_4106232.err
csi-xmsim - CSI: investigation complete, send /users/mtarique/28nm/T28HPCP/SV_code/xmsim_4106232.err to Cadence Support


Viewing all articles
Browse latest Browse all 1093

Latest Images

Trending Articles



Latest Images

<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>