probe tcl syntax to save variables inside automatic tasks in systemverilog

Greetings,

I am running a testbench via xcellium, where the signals to be probed are defined via probe.tcl file, containing :

probe -create -tasks -functions -all -depth 4 -dynamic -variables testbench

However, inside the testbench I have an automatic SystemVerilog task, which internal variables I need to save. In Simvision, I see the task listed as a hierarchy member, but the internal variables are not saved. 

Variables in all other tasks (not automatic tasks) are saved as expected.

I searched through xcellium documentation for tcl commands, specifically in the probe definition, but could not figure out what is missing in the arguments I use. 

Has anybody encountered such hiccup so far?

Thanks,

Dimitar