Hi ,
I would like to know, if jaspergold -sec can compare RTL vs gatelevel. According to this article https://www.embeddedcomputing.com/technology/processing/eda-tools/formal-verification-flow-benefits-and-debug-on-16-nm-technology formal tools should be able to do this.